mirror of
https://git.suyu.dev/suyu/suyu.git
synced 2024-11-26 21:36:27 -05:00
45 lines
1.6 KiB
C++
45 lines
1.6 KiB
C++
|
// Copyright 2021 yuzu Emulator Project
|
||
|
|
// Licensed under GPLv2 or any later version
|
||
|
|
// Refer to the license.txt file included.
|
||
|
|
|
||
|
|
#include "common/assert.h"
|
||
|
|
#include "video_core/control/channel_state.h"
|
||
|
|
#include "video_core/dma_pusher.h"
|
||
|
|
#include "video_core/engines/fermi_2d.h"
|
||
|
|
#include "video_core/engines/kepler_compute.h"
|
||
|
|
#include "video_core/engines/kepler_memory.h"
|
||
|
|
#include "video_core/engines/maxwell_3d.h"
|
||
|
|
#include "video_core/engines/maxwell_dma.h"
|
||
|
|
#include "video_core/engines/puller.h"
|
||
|
|
#include "video_core/memory_manager.h"
|
||
|
|
|
||
|
|
namespace Tegra::Control {
|
||
|
|
|
||
|
|
ChannelState::ChannelState(s32 bind_id_) {
|
||
|
|
bind_id = bind_id_;
|
||
|
|
initiated = false;
|
||
|
|
}
|
||
|
|
|
||
|
|
void ChannelState::Init(Core::System& system, GPU& gpu) {
|
||
|
|
ASSERT(memory_manager);
|
||
|
|
dma_pusher = std::make_unique<Tegra::DmaPusher>(system, gpu, *memory_manager, *this);
|
||
|
|
maxwell_3d = std::make_unique<Engines::Maxwell3D>(system, *memory_manager);
|
||
|
|
fermi_2d = std::make_unique<Engines::Fermi2D>();
|
||
|
|
kepler_compute = std::make_unique<Engines::KeplerCompute>(system, *memory_manager);
|
||
|
|
maxwell_dma = std::make_unique<Engines::MaxwellDMA>(system, *memory_manager);
|
||
|
|
kepler_memory = std::make_unique<Engines::KeplerMemory>(system, *memory_manager);
|
||
|
|
initiated = true;
|
||
|
|
}
|
||
|
|
|
||
|
|
void ChannelState::BindRasterizer(VideoCore::RasterizerInterface* rasterizer) {
|
||
|
|
dma_pusher->BindRasterizer(rasterizer);
|
||
|
|
memory_manager->BindRasterizer(rasterizer);
|
||
|
|
maxwell_3d->BindRasterizer(rasterizer);
|
||
|
|
fermi_2d->BindRasterizer(rasterizer);
|
||
|
|
kepler_memory->BindRasterizer(rasterizer);
|
||
|
|
kepler_compute->BindRasterizer(rasterizer);
|
||
|
|
maxwell_dma->BindRasterizer(rasterizer);
|
||
|
|
}
|
||
|
|
|
||
|
|
} // namespace Tegra::Control
|