suyu/src/video_core/shader/decode/bfi.cpp

46 lines
1.5 KiB
C++
Raw Normal View History

2018-12-20 17:09:21 -05:00
// Copyright 2018 yuzu Emulator Project
// Licensed under GPLv2 or any later version
// Refer to the license.txt file included.
#include "common/assert.h"
#include "common/common_types.h"
#include "video_core/engines/shader_bytecode.h"
#include "video_core/shader/node_helper.h"
2018-12-20 17:09:21 -05:00
#include "video_core/shader/shader_ir.h"
namespace VideoCommon::Shader {
using Tegra::Shader::Instruction;
using Tegra::Shader::OpCode;
u32 ShaderIR::DecodeBfi(NodeBlock& bb, u32 pc) {
2018-12-20 17:09:21 -05:00
const Instruction instr = {program_code[pc]};
const auto opcode = OpCode::Decode(instr);
const auto [packed_shift, base] = [&]() -> std::pair<Node, Node> {
2018-12-17 15:09:23 -05:00
switch (opcode->get().GetId()) {
case OpCode::Id::BFI_RC:
return {GetRegister(instr.gpr39),
GetConstBuffer(instr.cbuf34.index, instr.cbuf34.GetOffset())};
2018-12-17 15:09:23 -05:00
case OpCode::Id::BFI_IMM_R:
return {Immediate(instr.alu.GetSignedImm20_20()), GetRegister(instr.gpr39)};
2018-12-17 15:09:23 -05:00
default:
UNREACHABLE();
return {Immediate(0), Immediate(0)};
2018-12-17 15:09:23 -05:00
}
}();
const Node insert = GetRegister(instr.gpr8);
const Node offset = BitfieldExtract(packed_shift, 0, 8);
const Node bits = BitfieldExtract(packed_shift, 8, 8);
2018-12-17 15:09:23 -05:00
const Node value =
Operation(OperationCode::UBitfieldInsert, PRECISE, base, insert, offset, bits);
SetInternalFlagsFromInteger(bb, value, instr.generates_cc);
2018-12-17 15:09:23 -05:00
SetRegister(bb, instr.gpr0, value);
2018-12-20 17:09:21 -05:00
return pc;
}
} // namespace VideoCommon::Shader