2021-05-24 18:35:37 -04:00
|
|
|
|
|
|
|
// Copyright 2021 yuzu Emulator Project
|
|
|
|
// Licensed under GPLv2 or any later version
|
|
|
|
// Refer to the license.txt file included.
|
|
|
|
|
|
|
|
#include <string_view>
|
|
|
|
|
|
|
|
#include "shader_recompiler/backend/glsl/emit_context.h"
|
2021-05-29 02:09:29 -04:00
|
|
|
#include "shader_recompiler/backend/glsl/emit_glsl_instructions.h"
|
2021-05-24 18:35:37 -04:00
|
|
|
#include "shader_recompiler/frontend/ir/value.h"
|
|
|
|
|
|
|
|
namespace Shader::Backend::GLSL {
|
|
|
|
namespace {
|
2021-05-30 19:13:22 -04:00
|
|
|
static constexpr std::string_view cas_loop{R"(for (;;){{
|
2021-05-25 01:35:30 -04:00
|
|
|
uint old_value={};
|
|
|
|
{}=atomicCompSwap({},old_value,{}({},{}));
|
2021-05-24 18:35:37 -04:00
|
|
|
if ({}==old_value){{break;}}
|
|
|
|
}})"};
|
|
|
|
|
2021-05-30 14:31:59 -04:00
|
|
|
void SharedCasFunction(EmitContext& ctx, IR::Inst& inst, std::string_view offset,
|
|
|
|
std::string_view value, std::string_view function) {
|
2021-05-30 17:27:00 -04:00
|
|
|
const auto ret{ctx.var_alloc.Define(inst, GlslVarType::U32)};
|
2021-05-31 00:25:54 -04:00
|
|
|
const std::string smem{fmt::format("smem[{}>>2]", offset)};
|
2021-05-30 19:13:22 -04:00
|
|
|
ctx.Add(cas_loop.data(), smem, ret, smem, function, smem, value, ret);
|
2021-05-30 14:31:59 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
void SsboCasFunction(EmitContext& ctx, IR::Inst& inst, const IR::Value& binding,
|
|
|
|
const IR::Value& offset, std::string_view value, std::string_view function) {
|
2021-05-30 17:27:00 -04:00
|
|
|
const auto ret{ctx.var_alloc.Define(inst, GlslVarType::U32)};
|
2021-05-30 20:02:44 -04:00
|
|
|
const std::string ssbo{
|
|
|
|
fmt::format("{}_ssbo{}[{}]", ctx.stage_name, binding.U32(), offset.U32())};
|
2021-05-30 19:13:22 -04:00
|
|
|
ctx.Add(cas_loop.data(), ssbo, ret, ssbo, function, ssbo, value, ret);
|
2021-05-25 01:35:30 -04:00
|
|
|
}
|
|
|
|
|
2021-05-30 14:31:59 -04:00
|
|
|
void SsboCasFunctionF32(EmitContext& ctx, IR::Inst& inst, const IR::Value& binding,
|
|
|
|
const IR::Value& offset, std::string_view value,
|
|
|
|
std::string_view function) {
|
2021-05-30 20:02:44 -04:00
|
|
|
const std::string ssbo{
|
|
|
|
fmt::format("{}_ssbo{}[{}]", ctx.stage_name, binding.U32(), offset.U32())};
|
2021-05-30 17:27:00 -04:00
|
|
|
const auto ret{ctx.var_alloc.Define(inst, GlslVarType::U32)};
|
2021-05-30 19:13:22 -04:00
|
|
|
ctx.Add(cas_loop.data(), ssbo, ret, ssbo, function, ssbo, value, ret);
|
2021-05-30 14:31:59 -04:00
|
|
|
ctx.AddF32("{}=uintBitsToFloat({});", inst, ret);
|
2021-05-25 01:35:30 -04:00
|
|
|
}
|
2021-05-24 18:35:37 -04:00
|
|
|
} // namespace
|
|
|
|
|
2021-05-30 14:31:59 -04:00
|
|
|
void EmitSharedAtomicIAdd32(EmitContext& ctx, IR::Inst& inst, std::string_view pointer_offset,
|
|
|
|
std::string_view value) {
|
2021-05-31 00:25:54 -04:00
|
|
|
ctx.AddU32("{}=atomicAdd(smem[{}>>2],{});", inst, pointer_offset, value);
|
2021-05-30 14:31:59 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
void EmitSharedAtomicSMin32(EmitContext& ctx, IR::Inst& inst, std::string_view pointer_offset,
|
|
|
|
std::string_view value) {
|
|
|
|
const std::string u32_value{fmt::format("uint({})", value)};
|
|
|
|
SharedCasFunction(ctx, inst, pointer_offset, u32_value, "CasMinS32");
|
|
|
|
}
|
|
|
|
|
|
|
|
void EmitSharedAtomicUMin32(EmitContext& ctx, IR::Inst& inst, std::string_view pointer_offset,
|
|
|
|
std::string_view value) {
|
2021-05-31 00:25:54 -04:00
|
|
|
ctx.AddU32("{}=atomicMin(smem[{}>>2],{});", inst, pointer_offset, value);
|
2021-05-30 14:31:59 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
void EmitSharedAtomicSMax32(EmitContext& ctx, IR::Inst& inst, std::string_view pointer_offset,
|
|
|
|
std::string_view value) {
|
|
|
|
const std::string u32_value{fmt::format("uint({})", value)};
|
|
|
|
SharedCasFunction(ctx, inst, pointer_offset, u32_value, "CasMaxS32");
|
|
|
|
}
|
|
|
|
|
|
|
|
void EmitSharedAtomicUMax32(EmitContext& ctx, IR::Inst& inst, std::string_view pointer_offset,
|
|
|
|
std::string_view value) {
|
2021-05-31 00:25:54 -04:00
|
|
|
ctx.AddU32("{}=atomicMax(smem[{}>>2],{});", inst, pointer_offset, value);
|
2021-05-30 14:31:59 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
void EmitSharedAtomicInc32(EmitContext& ctx, IR::Inst& inst, std::string_view pointer_offset,
|
|
|
|
std::string_view value) {
|
|
|
|
SharedCasFunction(ctx, inst, pointer_offset, value, "CasIncrement");
|
|
|
|
}
|
|
|
|
|
|
|
|
void EmitSharedAtomicDec32(EmitContext& ctx, IR::Inst& inst, std::string_view pointer_offset,
|
|
|
|
std::string_view value) {
|
|
|
|
SharedCasFunction(ctx, inst, pointer_offset, value, "CasDecrement");
|
|
|
|
}
|
|
|
|
|
|
|
|
void EmitSharedAtomicAnd32(EmitContext& ctx, IR::Inst& inst, std::string_view pointer_offset,
|
|
|
|
std::string_view value) {
|
2021-05-31 00:25:54 -04:00
|
|
|
ctx.AddU32("{}=atomicAnd(smem[{}>>2],{});", inst, pointer_offset, value);
|
2021-05-30 14:31:59 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
void EmitSharedAtomicOr32(EmitContext& ctx, IR::Inst& inst, std::string_view pointer_offset,
|
|
|
|
std::string_view value) {
|
2021-05-31 00:25:54 -04:00
|
|
|
ctx.AddU32("{}=atomicOr(smem[{}>>2],{});", inst, pointer_offset, value);
|
2021-05-30 14:31:59 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
void EmitSharedAtomicXor32(EmitContext& ctx, IR::Inst& inst, std::string_view pointer_offset,
|
|
|
|
std::string_view value) {
|
2021-05-31 00:25:54 -04:00
|
|
|
ctx.AddU32("{}=atomicXor(smem[{}>>2],{});", inst, pointer_offset, value);
|
2021-05-30 14:31:59 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
void EmitSharedAtomicExchange32(EmitContext& ctx, IR::Inst& inst, std::string_view pointer_offset,
|
|
|
|
std::string_view value) {
|
2021-05-31 00:25:54 -04:00
|
|
|
ctx.AddU32("{}=atomicExchange(smem[{}>>2],{});", inst, pointer_offset, value);
|
2021-05-30 14:31:59 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
void EmitSharedAtomicExchange64(EmitContext& ctx, IR::Inst& inst, std::string_view pointer_offset,
|
|
|
|
std::string_view value) {
|
|
|
|
// LOG_WARNING("Int64 Atomics not supported, fallback to non-atomic");
|
2021-05-31 00:25:54 -04:00
|
|
|
ctx.AddU64("{}=packUint2x32(uvec2(smem[{}>>2],smem[({}+4)>>2]));", inst, pointer_offset,
|
2021-05-30 17:27:00 -04:00
|
|
|
pointer_offset);
|
2021-05-31 00:25:54 -04:00
|
|
|
ctx.Add("smem[{}>>2]=unpackUint2x32({}).x;smem[({}+4)>>2]=unpackUint2x32({}).y;",
|
|
|
|
pointer_offset, value, pointer_offset, value);
|
2021-05-30 14:31:59 -04:00
|
|
|
}
|
|
|
|
|
2021-05-24 18:35:37 -04:00
|
|
|
void EmitStorageAtomicIAdd32(EmitContext& ctx, IR::Inst& inst, const IR::Value& binding,
|
|
|
|
const IR::Value& offset, std::string_view value) {
|
2021-05-30 20:02:44 -04:00
|
|
|
ctx.AddU32("{}=atomicAdd({}_ssbo{}[{}],{});", inst, ctx.stage_name, binding.U32(), offset.U32(),
|
|
|
|
value);
|
2021-05-24 18:35:37 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
void EmitStorageAtomicSMin32(EmitContext& ctx, IR::Inst& inst, const IR::Value& binding,
|
|
|
|
const IR::Value& offset, std::string_view value) {
|
2021-05-25 01:35:30 -04:00
|
|
|
const std::string u32_value{fmt::format("uint({})", value)};
|
2021-05-30 14:31:59 -04:00
|
|
|
SsboCasFunction(ctx, inst, binding, offset, u32_value, "CasMinS32");
|
2021-05-24 18:35:37 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
void EmitStorageAtomicUMin32(EmitContext& ctx, IR::Inst& inst, const IR::Value& binding,
|
|
|
|
const IR::Value& offset, std::string_view value) {
|
2021-05-30 20:02:44 -04:00
|
|
|
ctx.AddU32("{}=atomicMin({}_ssbo{}[{}],{});", inst, ctx.stage_name, binding.U32(), offset.U32(),
|
|
|
|
value);
|
2021-05-24 18:35:37 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
void EmitStorageAtomicSMax32(EmitContext& ctx, IR::Inst& inst, const IR::Value& binding,
|
|
|
|
const IR::Value& offset, std::string_view value) {
|
2021-05-25 01:35:30 -04:00
|
|
|
const std::string u32_value{fmt::format("uint({})", value)};
|
2021-05-30 14:31:59 -04:00
|
|
|
SsboCasFunction(ctx, inst, binding, offset, u32_value, "CasMaxS32");
|
2021-05-24 18:35:37 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
void EmitStorageAtomicUMax32(EmitContext& ctx, IR::Inst& inst, const IR::Value& binding,
|
|
|
|
const IR::Value& offset, std::string_view value) {
|
2021-05-30 20:02:44 -04:00
|
|
|
ctx.AddU32("{}=atomicMax({}_ssbo{}[{}],{});", inst, ctx.stage_name, binding.U32(), offset.U32(),
|
|
|
|
value);
|
2021-05-24 18:35:37 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
void EmitStorageAtomicInc32(EmitContext& ctx, IR::Inst& inst, const IR::Value& binding,
|
2021-05-25 01:35:30 -04:00
|
|
|
const IR::Value& offset, std::string_view value) {
|
2021-05-30 14:31:59 -04:00
|
|
|
SsboCasFunction(ctx, inst, binding, offset, value, "CasIncrement");
|
2021-05-24 18:35:37 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
void EmitStorageAtomicDec32(EmitContext& ctx, IR::Inst& inst, const IR::Value& binding,
|
|
|
|
const IR::Value& offset, std::string_view value) {
|
2021-05-30 14:31:59 -04:00
|
|
|
SsboCasFunction(ctx, inst, binding, offset, value, "CasDecrement");
|
2021-05-24 18:35:37 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
void EmitStorageAtomicAnd32(EmitContext& ctx, IR::Inst& inst, const IR::Value& binding,
|
|
|
|
const IR::Value& offset, std::string_view value) {
|
2021-05-30 20:02:44 -04:00
|
|
|
ctx.AddU32("{}=atomicAnd({}_ssbo{}[{}],{});", inst, ctx.stage_name, binding.U32(), offset.U32(),
|
|
|
|
value);
|
2021-05-24 18:35:37 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
void EmitStorageAtomicOr32(EmitContext& ctx, IR::Inst& inst, const IR::Value& binding,
|
|
|
|
const IR::Value& offset, std::string_view value) {
|
2021-05-30 20:02:44 -04:00
|
|
|
ctx.AddU32("{}=atomicOr({}_ssbo{}[{}],{});", inst, ctx.stage_name, binding.U32(), offset.U32(),
|
|
|
|
value);
|
2021-05-24 18:35:37 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
void EmitStorageAtomicXor32(EmitContext& ctx, IR::Inst& inst, const IR::Value& binding,
|
|
|
|
const IR::Value& offset, std::string_view value) {
|
2021-05-30 20:02:44 -04:00
|
|
|
ctx.AddU32("{}=atomicXor({}_ssbo{}[{}],{});", inst, ctx.stage_name, binding.U32(), offset.U32(),
|
|
|
|
value);
|
2021-05-24 18:35:37 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
void EmitStorageAtomicExchange32(EmitContext& ctx, IR::Inst& inst, const IR::Value& binding,
|
|
|
|
const IR::Value& offset, std::string_view value) {
|
2021-05-30 20:02:44 -04:00
|
|
|
ctx.AddU32("{}=atomicExchange({}_ssbo{}[{}],{});", inst, ctx.stage_name, binding.U32(),
|
|
|
|
offset.U32(), value);
|
2021-05-24 18:35:37 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
void EmitStorageAtomicIAdd64(EmitContext& ctx, IR::Inst& inst, const IR::Value& binding,
|
|
|
|
const IR::Value& offset, std::string_view value) {
|
2021-05-25 01:35:30 -04:00
|
|
|
// LOG_WARNING(..., "Op falling to non-atomic");
|
2021-05-30 20:02:44 -04:00
|
|
|
ctx.AddU64("{}=packUint2x32(uvec2({}_ssbo{}[{}],{}_ssbo{}[{}]));", inst, ctx.stage_name,
|
|
|
|
binding.U32(), offset.U32(), ctx.stage_name, binding.U32(), offset.U32() + 1);
|
|
|
|
ctx.Add("{}_ssbo{}[{}]+=unpackUint2x32({}).x;{}_ssbo{}[{}]+=unpackUint2x32({}).y;",
|
|
|
|
ctx.stage_name, binding.U32(), offset.U32(), value, ctx.stage_name, binding.U32(),
|
|
|
|
offset.U32() + 1, value);
|
2021-05-24 18:35:37 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
void EmitStorageAtomicSMin64(EmitContext& ctx, IR::Inst& inst, const IR::Value& binding,
|
|
|
|
const IR::Value& offset, std::string_view value) {
|
2021-05-25 01:35:30 -04:00
|
|
|
// LOG_WARNING(..., "Op falling to non-atomic");
|
2021-05-30 20:02:44 -04:00
|
|
|
ctx.AddS64("{}=packInt2x32(ivec2({}_ssbo{}[{}],{}_ssbo{}[{}]));", inst, ctx.stage_name,
|
|
|
|
binding.U32(), offset.U32(), ctx.stage_name, binding.U32(), offset.U32() + 1);
|
2021-05-25 01:52:02 -04:00
|
|
|
ctx.Add("for(int i=0;i<2;++i){{ "
|
2021-05-30 20:02:44 -04:00
|
|
|
"{}_ssbo{}[{}+i]=uint(min(int({}_ssbo{}[{}+i]),unpackInt2x32(int64_t({}))[i]));}}",
|
|
|
|
ctx.stage_name, binding.U32(), offset.U32(), ctx.stage_name, binding.U32(),
|
|
|
|
offset.U32(), value);
|
2021-05-24 18:35:37 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
void EmitStorageAtomicUMin64(EmitContext& ctx, IR::Inst& inst, const IR::Value& binding,
|
|
|
|
const IR::Value& offset, std::string_view value) {
|
2021-05-25 01:35:30 -04:00
|
|
|
// LOG_WARNING(..., "Op falling to non-atomic");
|
2021-05-30 20:02:44 -04:00
|
|
|
ctx.AddU64("{}=packUint2x32(uvec2({}_ssbo{}[{}],{}_ssbo{}[{}]));", inst, ctx.stage_name,
|
|
|
|
binding.U32(), offset.U32(), ctx.stage_name, binding.U32(), offset.U32() + 1);
|
|
|
|
ctx.Add("for(int i=0;i<2;++i){{ "
|
|
|
|
"{}_ssbo{}[{}+i]=min({}_ssbo{}[{}+i],unpackUint2x32(uint64_t({}))[i]);}}",
|
|
|
|
ctx.stage_name, binding.U32(), offset.U32(), ctx.stage_name, binding.U32(),
|
|
|
|
offset.U32(), value);
|
2021-05-24 18:35:37 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
void EmitStorageAtomicSMax64(EmitContext& ctx, IR::Inst& inst, const IR::Value& binding,
|
|
|
|
const IR::Value& offset, std::string_view value) {
|
2021-05-25 01:35:30 -04:00
|
|
|
// LOG_WARNING(..., "Op falling to non-atomic");
|
2021-05-30 20:02:44 -04:00
|
|
|
ctx.AddS64("{}=packInt2x32(ivec2({}_ssbo{}[{}],{}_ssbo{}[{}]));", inst, ctx.stage_name,
|
|
|
|
binding.U32(), offset.U32(), ctx.stage_name, binding.U32(), offset.U32() + 1);
|
2021-05-25 01:52:02 -04:00
|
|
|
ctx.Add("for(int i=0;i<2;++i){{ "
|
2021-05-30 20:02:44 -04:00
|
|
|
"{}_ssbo{}[{}+i]=uint(max(int({}_ssbo{}[{}+i]),unpackInt2x32(int64_t({}))[i]));}}",
|
|
|
|
ctx.stage_name, binding.U32(), offset.U32(), ctx.stage_name, binding.U32(),
|
|
|
|
offset.U32(), value);
|
2021-05-24 18:35:37 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
void EmitStorageAtomicUMax64(EmitContext& ctx, IR::Inst& inst, const IR::Value& binding,
|
|
|
|
const IR::Value& offset, std::string_view value) {
|
2021-05-25 01:35:30 -04:00
|
|
|
// LOG_WARNING(..., "Op falling to non-atomic");
|
2021-05-30 20:02:44 -04:00
|
|
|
ctx.AddU64("{}=packUint2x32(uvec2({}_ssbo{}[{}],{}_ssbo{}[{}]));", inst, ctx.stage_name,
|
|
|
|
binding.U32(), offset.U32(), ctx.stage_name, binding.U32(), offset.U32() + 1);
|
|
|
|
ctx.Add("for(int "
|
|
|
|
"i=0;i<2;++i){{{}_ssbo{}[{}+i]=max({}_ssbo{}[{}+i],unpackUint2x32(uint64_t({}))[i]);}}",
|
|
|
|
ctx.stage_name, binding.U32(), offset.U32(), ctx.stage_name, binding.U32(),
|
|
|
|
offset.U32(), value);
|
2021-05-24 18:35:37 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
void EmitStorageAtomicAnd64(EmitContext& ctx, IR::Inst& inst, const IR::Value& binding,
|
|
|
|
const IR::Value& offset, std::string_view value) {
|
2021-05-30 20:02:44 -04:00
|
|
|
ctx.AddU64("{}=packUint2x32(uvec2(atomicAnd({}_ssbo{}[{}],unpackUint2x32({}).x),atomicAnd({}_"
|
|
|
|
"ssbo{}[{}],"
|
|
|
|
"unpackUint2x32({}).y)));",
|
|
|
|
inst, ctx.stage_name, binding.U32(), offset.U32(), value, ctx.stage_name,
|
|
|
|
binding.U32(), offset.U32() + 1, value);
|
2021-05-24 18:35:37 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
void EmitStorageAtomicOr64(EmitContext& ctx, IR::Inst& inst, const IR::Value& binding,
|
|
|
|
const IR::Value& offset, std::string_view value) {
|
2021-05-30 14:31:59 -04:00
|
|
|
ctx.AddU64(
|
2021-05-30 20:02:44 -04:00
|
|
|
"{}=packUint2x32(uvec2(atomicOr({}_ssbo{}[{}],unpackUint2x32({}).x),atomicOr({}_ssbo{}[{}],"
|
2021-05-30 14:31:59 -04:00
|
|
|
"unpackUint2x32({}).y)));",
|
2021-05-30 20:02:44 -04:00
|
|
|
inst, ctx.stage_name, binding.U32(), offset.U32(), value, ctx.stage_name, binding.U32(),
|
|
|
|
offset.U32() + 1, value);
|
2021-05-24 18:35:37 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
void EmitStorageAtomicXor64(EmitContext& ctx, IR::Inst& inst, const IR::Value& binding,
|
|
|
|
const IR::Value& offset, std::string_view value) {
|
2021-05-30 20:02:44 -04:00
|
|
|
ctx.AddU64("{}=packUint2x32(uvec2(atomicXor({}_ssbo{}[{}],unpackUint2x32({}).x),atomicXor({}_"
|
|
|
|
"ssbo{}[{}],"
|
|
|
|
"unpackUint2x32({}).y)));",
|
|
|
|
inst, ctx.stage_name, binding.U32(), offset.U32(), value, ctx.stage_name,
|
|
|
|
binding.U32(), offset.U32() + 1, value);
|
2021-05-24 18:35:37 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
void EmitStorageAtomicExchange64(EmitContext& ctx, IR::Inst& inst, const IR::Value& binding,
|
|
|
|
const IR::Value& offset, std::string_view value) {
|
2021-05-30 14:31:59 -04:00
|
|
|
ctx.AddU64(
|
2021-05-30 20:02:44 -04:00
|
|
|
"{}=packUint2x32(uvec2(atomicExchange({}_ssbo{}[{}],unpackUint2x32({}).x),atomicExchange("
|
|
|
|
"{}_ssbo{}[{}],unpackUint2x32({}).y)));",
|
|
|
|
inst, ctx.stage_name, binding.U32(), offset.U32(), value, ctx.stage_name, binding.U32(),
|
|
|
|
offset.U32() + 1, value);
|
2021-05-24 18:35:37 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
void EmitStorageAtomicAddF32(EmitContext& ctx, IR::Inst& inst, const IR::Value& binding,
|
|
|
|
const IR::Value& offset, std::string_view value) {
|
2021-05-30 14:31:59 -04:00
|
|
|
SsboCasFunctionF32(ctx, inst, binding, offset, value, "CasFloatAdd");
|
2021-05-24 18:35:37 -04:00
|
|
|
}
|
|
|
|
|
2021-05-25 01:52:02 -04:00
|
|
|
void EmitStorageAtomicAddF16x2(EmitContext& ctx, IR::Inst& inst, const IR::Value& binding,
|
|
|
|
const IR::Value& offset, std::string_view value) {
|
2021-05-30 14:31:59 -04:00
|
|
|
SsboCasFunction(ctx, inst, binding, offset, value, "CasFloatAdd16x2");
|
2021-05-24 18:35:37 -04:00
|
|
|
}
|
|
|
|
|
2021-05-25 01:52:02 -04:00
|
|
|
void EmitStorageAtomicAddF32x2(EmitContext& ctx, IR::Inst& inst, const IR::Value& binding,
|
|
|
|
const IR::Value& offset, std::string_view value) {
|
2021-05-30 14:31:59 -04:00
|
|
|
SsboCasFunction(ctx, inst, binding, offset, value, "CasFloatAdd32x2");
|
2021-05-24 18:35:37 -04:00
|
|
|
}
|
|
|
|
|
2021-05-25 01:52:02 -04:00
|
|
|
void EmitStorageAtomicMinF16x2(EmitContext& ctx, IR::Inst& inst, const IR::Value& binding,
|
|
|
|
const IR::Value& offset, std::string_view value) {
|
2021-05-30 14:31:59 -04:00
|
|
|
SsboCasFunction(ctx, inst, binding, offset, value, "CasFloatMin16x2");
|
2021-05-24 18:35:37 -04:00
|
|
|
}
|
|
|
|
|
2021-05-25 01:52:02 -04:00
|
|
|
void EmitStorageAtomicMinF32x2(EmitContext& ctx, IR::Inst& inst, const IR::Value& binding,
|
|
|
|
const IR::Value& offset, std::string_view value) {
|
2021-05-30 14:31:59 -04:00
|
|
|
SsboCasFunction(ctx, inst, binding, offset, value, "CasFloatMin32x2");
|
2021-05-24 18:35:37 -04:00
|
|
|
}
|
|
|
|
|
2021-05-25 01:52:02 -04:00
|
|
|
void EmitStorageAtomicMaxF16x2(EmitContext& ctx, IR::Inst& inst, const IR::Value& binding,
|
|
|
|
const IR::Value& offset, std::string_view value) {
|
2021-05-30 14:31:59 -04:00
|
|
|
SsboCasFunction(ctx, inst, binding, offset, value, "CasFloatMax16x2");
|
2021-05-24 18:35:37 -04:00
|
|
|
}
|
|
|
|
|
2021-05-25 01:52:02 -04:00
|
|
|
void EmitStorageAtomicMaxF32x2(EmitContext& ctx, IR::Inst& inst, const IR::Value& binding,
|
|
|
|
const IR::Value& offset, std::string_view value) {
|
2021-05-30 14:31:59 -04:00
|
|
|
SsboCasFunction(ctx, inst, binding, offset, value, "CasFloatMax32x2");
|
2021-05-24 18:35:37 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
void EmitGlobalAtomicIAdd32(EmitContext&) {
|
|
|
|
throw NotImplementedException("GLSL Instrucion");
|
|
|
|
}
|
|
|
|
|
|
|
|
void EmitGlobalAtomicSMin32(EmitContext&) {
|
|
|
|
throw NotImplementedException("GLSL Instrucion");
|
|
|
|
}
|
|
|
|
|
|
|
|
void EmitGlobalAtomicUMin32(EmitContext&) {
|
|
|
|
throw NotImplementedException("GLSL Instrucion");
|
|
|
|
}
|
|
|
|
|
|
|
|
void EmitGlobalAtomicSMax32(EmitContext&) {
|
|
|
|
throw NotImplementedException("GLSL Instrucion");
|
|
|
|
}
|
|
|
|
|
|
|
|
void EmitGlobalAtomicUMax32(EmitContext&) {
|
|
|
|
throw NotImplementedException("GLSL Instrucion");
|
|
|
|
}
|
|
|
|
|
|
|
|
void EmitGlobalAtomicInc32(EmitContext&) {
|
|
|
|
throw NotImplementedException("GLSL Instrucion");
|
|
|
|
}
|
|
|
|
|
|
|
|
void EmitGlobalAtomicDec32(EmitContext&) {
|
|
|
|
throw NotImplementedException("GLSL Instrucion");
|
|
|
|
}
|
|
|
|
|
|
|
|
void EmitGlobalAtomicAnd32(EmitContext&) {
|
|
|
|
throw NotImplementedException("GLSL Instrucion");
|
|
|
|
}
|
|
|
|
|
|
|
|
void EmitGlobalAtomicOr32(EmitContext&) {
|
|
|
|
throw NotImplementedException("GLSL Instrucion");
|
|
|
|
}
|
|
|
|
|
|
|
|
void EmitGlobalAtomicXor32(EmitContext&) {
|
|
|
|
throw NotImplementedException("GLSL Instrucion");
|
|
|
|
}
|
|
|
|
|
|
|
|
void EmitGlobalAtomicExchange32(EmitContext&) {
|
|
|
|
throw NotImplementedException("GLSL Instrucion");
|
|
|
|
}
|
|
|
|
|
|
|
|
void EmitGlobalAtomicIAdd64(EmitContext&) {
|
|
|
|
throw NotImplementedException("GLSL Instrucion");
|
|
|
|
}
|
|
|
|
|
|
|
|
void EmitGlobalAtomicSMin64(EmitContext&) {
|
|
|
|
throw NotImplementedException("GLSL Instrucion");
|
|
|
|
}
|
|
|
|
|
|
|
|
void EmitGlobalAtomicUMin64(EmitContext&) {
|
|
|
|
throw NotImplementedException("GLSL Instrucion");
|
|
|
|
}
|
|
|
|
|
|
|
|
void EmitGlobalAtomicSMax64(EmitContext&) {
|
|
|
|
throw NotImplementedException("GLSL Instrucion");
|
|
|
|
}
|
|
|
|
|
|
|
|
void EmitGlobalAtomicUMax64(EmitContext&) {
|
|
|
|
throw NotImplementedException("GLSL Instrucion");
|
|
|
|
}
|
|
|
|
|
|
|
|
void EmitGlobalAtomicInc64(EmitContext&) {
|
|
|
|
throw NotImplementedException("GLSL Instrucion");
|
|
|
|
}
|
|
|
|
|
|
|
|
void EmitGlobalAtomicDec64(EmitContext&) {
|
|
|
|
throw NotImplementedException("GLSL Instrucion");
|
|
|
|
}
|
|
|
|
|
|
|
|
void EmitGlobalAtomicAnd64(EmitContext&) {
|
|
|
|
throw NotImplementedException("GLSL Instrucion");
|
|
|
|
}
|
|
|
|
|
|
|
|
void EmitGlobalAtomicOr64(EmitContext&) {
|
|
|
|
throw NotImplementedException("GLSL Instrucion");
|
|
|
|
}
|
|
|
|
|
|
|
|
void EmitGlobalAtomicXor64(EmitContext&) {
|
|
|
|
throw NotImplementedException("GLSL Instrucion");
|
|
|
|
}
|
|
|
|
|
|
|
|
void EmitGlobalAtomicExchange64(EmitContext&) {
|
|
|
|
throw NotImplementedException("GLSL Instrucion");
|
|
|
|
}
|
|
|
|
|
|
|
|
void EmitGlobalAtomicAddF32(EmitContext&) {
|
|
|
|
throw NotImplementedException("GLSL Instrucion");
|
|
|
|
}
|
|
|
|
|
|
|
|
void EmitGlobalAtomicAddF16x2(EmitContext&) {
|
|
|
|
throw NotImplementedException("GLSL Instrucion");
|
|
|
|
}
|
|
|
|
|
|
|
|
void EmitGlobalAtomicAddF32x2(EmitContext&) {
|
|
|
|
throw NotImplementedException("GLSL Instrucion");
|
|
|
|
}
|
|
|
|
|
|
|
|
void EmitGlobalAtomicMinF16x2(EmitContext&) {
|
|
|
|
throw NotImplementedException("GLSL Instrucion");
|
|
|
|
}
|
|
|
|
|
|
|
|
void EmitGlobalAtomicMinF32x2(EmitContext&) {
|
|
|
|
throw NotImplementedException("GLSL Instrucion");
|
|
|
|
}
|
|
|
|
|
|
|
|
void EmitGlobalAtomicMaxF16x2(EmitContext&) {
|
|
|
|
throw NotImplementedException("GLSL Instrucion");
|
|
|
|
}
|
|
|
|
|
|
|
|
void EmitGlobalAtomicMaxF32x2(EmitContext&) {
|
|
|
|
throw NotImplementedException("GLSL Instrucion");
|
|
|
|
}
|
|
|
|
} // namespace Shader::Backend::GLSL
|