2022-11-20 14:18:21 -05:00
|
|
|
using Ryujinx.Tests.Unicorn.Native.Const;
|
2018-09-01 10:24:05 -04:00
|
|
|
using System;
|
2022-11-20 14:18:21 -05:00
|
|
|
using System.IO;
|
|
|
|
using System.Reflection;
|
2018-09-01 10:24:05 -04:00
|
|
|
using System.Runtime.InteropServices;
|
|
|
|
|
|
|
|
namespace Ryujinx.Tests.Unicorn.Native
|
|
|
|
{
|
2022-11-20 14:18:21 -05:00
|
|
|
public static class Interface
|
2018-09-01 10:24:05 -04:00
|
|
|
{
|
2022-11-20 14:18:21 -05:00
|
|
|
public static bool IsUnicornAvailable { get; private set; } = true;
|
|
|
|
|
|
|
|
private static IntPtr ImportResolver(string libraryName, Assembly assembly, DllImportSearchPath? searchPath)
|
|
|
|
{
|
|
|
|
if (libraryName == "unicorn")
|
|
|
|
{
|
|
|
|
string loadPath = $"{Path.GetDirectoryName(assembly.Location)}/";
|
|
|
|
loadPath += OperatingSystem.IsWindows() ? $"{libraryName}.dll" : $"lib{libraryName}.so";
|
|
|
|
|
|
|
|
if (!NativeLibrary.TryLoad(loadPath, out IntPtr libraryPtr))
|
|
|
|
{
|
|
|
|
IsUnicornAvailable = false;
|
|
|
|
Console.Error.WriteLine($"ERROR: Could not find unicorn at: {loadPath}");
|
|
|
|
}
|
|
|
|
|
|
|
|
return libraryPtr;
|
|
|
|
}
|
|
|
|
|
|
|
|
// Otherwise, fallback to default import resolver.
|
|
|
|
return IntPtr.Zero;
|
|
|
|
}
|
|
|
|
|
|
|
|
static Interface()
|
|
|
|
{
|
|
|
|
NativeLibrary.SetDllImportResolver(Assembly.GetExecutingAssembly(), ImportResolver);
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void Checked(Error error)
|
2018-09-01 10:24:05 -04:00
|
|
|
{
|
2022-11-20 14:18:21 -05:00
|
|
|
if (error != Error.OK)
|
2018-09-01 10:24:05 -04:00
|
|
|
{
|
|
|
|
throw new UnicornException(error);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
public static void MarshalArrayOf<T>(IntPtr input, int length, out T[] output)
|
|
|
|
{
|
2019-07-01 22:39:22 -04:00
|
|
|
int size = Marshal.SizeOf(typeof(T));
|
Add a new JIT compiler for CPU code (#693)
* Start of the ARMeilleure project
* Refactoring around the old IRAdapter, now renamed to PreAllocator
* Optimize the LowestBitSet method
* Add CLZ support and fix CLS implementation
* Add missing Equals and GetHashCode overrides on some structs, misc small tweaks
* Implement the ByteSwap IR instruction, and some refactoring on the assembler
* Implement the DivideUI IR instruction and fix 64-bits IDIV
* Correct constant operand type on CSINC
* Move division instructions implementation to InstEmitDiv
* Fix destination type for the ConditionalSelect IR instruction
* Implement UMULH and SMULH, with new IR instructions
* Fix some issues with shift instructions
* Fix constant types for BFM instructions
* Fix up new tests using the new V128 struct
* Update tests
* Move DIV tests to a separate file
* Add support for calls, and some instructions that depends on them
* Start adding support for SIMD & FP types, along with some of the related ARM instructions
* Fix some typos and the divide instruction with FP operands
* Fix wrong method call on Clz_V
* Implement ARM FP & SIMD move instructions, Saddlv_V, and misc. fixes
* Implement SIMD logical instructions and more misc. fixes
* Fix PSRAD x86 instruction encoding, TRN, UABD and UABDL implementations
* Implement float conversion instruction, merge in LDj3SNuD fixes, and some other misc. fixes
* Implement SIMD shift instruction and fix Dup_V
* Add SCVTF and UCVTF (vector, fixed-point) variants to the opcode table
* Fix check with tolerance on tester
* Implement FP & SIMD comparison instructions, and some fixes
* Update FCVT (Scalar) encoding on the table to support the Half-float variants
* Support passing V128 structs, some cleanup on the register allocator, merge LDj3SNuD fixes
* Use old memory access methods, made a start on SIMD memory insts support, some fixes
* Fix float constant passed to functions, save and restore non-volatile XMM registers, other fixes
* Fix arguments count with struct return values, other fixes
* More instructions
* Misc. fixes and integrate LDj3SNuD fixes
* Update tests
* Add a faster linear scan allocator, unwinding support on windows, and other changes
* Update Ryujinx.HLE
* Update Ryujinx.Graphics
* Fix V128 return pointer passing, RCX is clobbered
* Update Ryujinx.Tests
* Update ITimeZoneService
* Stop using GetFunctionPointer as that can't be called from native code, misc. fixes and tweaks
* Use generic GetFunctionPointerForDelegate method and other tweaks
* Some refactoring on the code generator, assert on invalid operations and use a separate enum for intrinsics
* Remove some unused code on the assembler
* Fix REX.W prefix regression on float conversion instructions, add some sort of profiler
* Add hardware capability detection
* Fix regression on Sha1h and revert Fcm** changes
* Add SSE2-only paths on vector extract and insert, some refactoring on the pre-allocator
* Fix silly mistake introduced on last commit on CpuId
* Generate inline stack probes when the stack allocation is too large
* Initial support for the System-V ABI
* Support multiple destination operands
* Fix SSE2 VectorInsert8 path, and other fixes
* Change placement of XMM callee save and restore code to match other compilers
* Rename Dest to Destination and Inst to Instruction
* Fix a regression related to calls and the V128 type
* Add an extra space on comments to match code style
* Some refactoring
* Fix vector insert FP32 SSE2 path
* Port over the ARM32 instructions
* Avoid memory protection races on JIT Cache
* Another fix on VectorInsert FP32 (thanks to LDj3SNuD
* Float operands don't need to use the same register when VEX is supported
* Add a new register allocator, higher quality code for hot code (tier up), and other tweaks
* Some nits, small improvements on the pre allocator
* CpuThreadState is gone
* Allow changing CPU emulators with a config entry
* Add runtime identifiers on the ARMeilleure project
* Allow switching between CPUs through a config entry (pt. 2)
* Change win10-x64 to win-x64 on projects
* Update the Ryujinx project to use ARMeilleure
* Ensure that the selected register is valid on the hybrid allocator
* Allow exiting on returns to 0 (should fix test regression)
* Remove register assignments for most used variables on the hybrid allocator
* Do not use fixed registers as spill temp
* Add missing namespace and remove unneeded using
* Address PR feedback
* Fix types, etc
* Enable AssumeStrictAbiCompliance by default
* Ensure that Spill and Fill don't load or store any more than necessary
2019-08-08 14:56:22 -04:00
|
|
|
|
2018-09-01 10:24:05 -04:00
|
|
|
output = new T[length];
|
|
|
|
|
|
|
|
for (int i = 0; i < length; i++)
|
|
|
|
{
|
|
|
|
IntPtr item = new IntPtr(input.ToInt64() + i * size);
|
Add a new JIT compiler for CPU code (#693)
* Start of the ARMeilleure project
* Refactoring around the old IRAdapter, now renamed to PreAllocator
* Optimize the LowestBitSet method
* Add CLZ support and fix CLS implementation
* Add missing Equals and GetHashCode overrides on some structs, misc small tweaks
* Implement the ByteSwap IR instruction, and some refactoring on the assembler
* Implement the DivideUI IR instruction and fix 64-bits IDIV
* Correct constant operand type on CSINC
* Move division instructions implementation to InstEmitDiv
* Fix destination type for the ConditionalSelect IR instruction
* Implement UMULH and SMULH, with new IR instructions
* Fix some issues with shift instructions
* Fix constant types for BFM instructions
* Fix up new tests using the new V128 struct
* Update tests
* Move DIV tests to a separate file
* Add support for calls, and some instructions that depends on them
* Start adding support for SIMD & FP types, along with some of the related ARM instructions
* Fix some typos and the divide instruction with FP operands
* Fix wrong method call on Clz_V
* Implement ARM FP & SIMD move instructions, Saddlv_V, and misc. fixes
* Implement SIMD logical instructions and more misc. fixes
* Fix PSRAD x86 instruction encoding, TRN, UABD and UABDL implementations
* Implement float conversion instruction, merge in LDj3SNuD fixes, and some other misc. fixes
* Implement SIMD shift instruction and fix Dup_V
* Add SCVTF and UCVTF (vector, fixed-point) variants to the opcode table
* Fix check with tolerance on tester
* Implement FP & SIMD comparison instructions, and some fixes
* Update FCVT (Scalar) encoding on the table to support the Half-float variants
* Support passing V128 structs, some cleanup on the register allocator, merge LDj3SNuD fixes
* Use old memory access methods, made a start on SIMD memory insts support, some fixes
* Fix float constant passed to functions, save and restore non-volatile XMM registers, other fixes
* Fix arguments count with struct return values, other fixes
* More instructions
* Misc. fixes and integrate LDj3SNuD fixes
* Update tests
* Add a faster linear scan allocator, unwinding support on windows, and other changes
* Update Ryujinx.HLE
* Update Ryujinx.Graphics
* Fix V128 return pointer passing, RCX is clobbered
* Update Ryujinx.Tests
* Update ITimeZoneService
* Stop using GetFunctionPointer as that can't be called from native code, misc. fixes and tweaks
* Use generic GetFunctionPointerForDelegate method and other tweaks
* Some refactoring on the code generator, assert on invalid operations and use a separate enum for intrinsics
* Remove some unused code on the assembler
* Fix REX.W prefix regression on float conversion instructions, add some sort of profiler
* Add hardware capability detection
* Fix regression on Sha1h and revert Fcm** changes
* Add SSE2-only paths on vector extract and insert, some refactoring on the pre-allocator
* Fix silly mistake introduced on last commit on CpuId
* Generate inline stack probes when the stack allocation is too large
* Initial support for the System-V ABI
* Support multiple destination operands
* Fix SSE2 VectorInsert8 path, and other fixes
* Change placement of XMM callee save and restore code to match other compilers
* Rename Dest to Destination and Inst to Instruction
* Fix a regression related to calls and the V128 type
* Add an extra space on comments to match code style
* Some refactoring
* Fix vector insert FP32 SSE2 path
* Port over the ARM32 instructions
* Avoid memory protection races on JIT Cache
* Another fix on VectorInsert FP32 (thanks to LDj3SNuD
* Float operands don't need to use the same register when VEX is supported
* Add a new register allocator, higher quality code for hot code (tier up), and other tweaks
* Some nits, small improvements on the pre allocator
* CpuThreadState is gone
* Allow changing CPU emulators with a config entry
* Add runtime identifiers on the ARMeilleure project
* Allow switching between CPUs through a config entry (pt. 2)
* Change win10-x64 to win-x64 on projects
* Update the Ryujinx project to use ARMeilleure
* Ensure that the selected register is valid on the hybrid allocator
* Allow exiting on returns to 0 (should fix test regression)
* Remove register assignments for most used variables on the hybrid allocator
* Do not use fixed registers as spill temp
* Add missing namespace and remove unneeded using
* Address PR feedback
* Fix types, etc
* Enable AssumeStrictAbiCompliance by default
* Ensure that Spill and Fill don't load or store any more than necessary
2019-08-08 14:56:22 -04:00
|
|
|
|
2018-09-01 10:24:05 -04:00
|
|
|
output[i] = Marshal.PtrToStructure<T>(item);
|
|
|
|
}
|
2019-07-01 22:39:22 -04:00
|
|
|
}
|
2018-09-01 10:24:05 -04:00
|
|
|
|
|
|
|
[DllImport("unicorn", CallingConvention = CallingConvention.Cdecl)]
|
|
|
|
public static extern uint uc_version(out uint major, out uint minor);
|
|
|
|
|
|
|
|
[DllImport("unicorn", CallingConvention = CallingConvention.Cdecl)]
|
2022-11-20 14:18:21 -05:00
|
|
|
public static extern Error uc_open(Arch arch, Mode mode, out IntPtr uc);
|
2018-09-01 10:24:05 -04:00
|
|
|
|
|
|
|
[DllImport("unicorn", CallingConvention = CallingConvention.Cdecl)]
|
2022-11-20 14:18:21 -05:00
|
|
|
public static extern Error uc_close(IntPtr uc);
|
2018-09-01 10:24:05 -04:00
|
|
|
|
|
|
|
[DllImport("unicorn", CallingConvention = CallingConvention.Cdecl)]
|
2022-11-20 14:18:21 -05:00
|
|
|
public static extern IntPtr uc_strerror(Error err);
|
2018-09-01 10:24:05 -04:00
|
|
|
|
|
|
|
[DllImport("unicorn", CallingConvention = CallingConvention.Cdecl)]
|
2022-11-20 14:18:21 -05:00
|
|
|
public static extern Error uc_reg_write(IntPtr uc, int regid, byte[] value);
|
2018-09-01 10:24:05 -04:00
|
|
|
|
|
|
|
[DllImport("unicorn", CallingConvention = CallingConvention.Cdecl)]
|
2022-11-20 14:18:21 -05:00
|
|
|
public static extern Error uc_reg_read(IntPtr uc, int regid, byte[] value);
|
2018-09-01 10:24:05 -04:00
|
|
|
|
|
|
|
[DllImport("unicorn", CallingConvention = CallingConvention.Cdecl)]
|
2022-11-20 14:18:21 -05:00
|
|
|
public static extern Error uc_mem_write(IntPtr uc, ulong address, byte[] bytes, ulong size);
|
2018-09-01 10:24:05 -04:00
|
|
|
|
|
|
|
[DllImport("unicorn", CallingConvention = CallingConvention.Cdecl)]
|
2022-11-20 14:18:21 -05:00
|
|
|
public static extern Error uc_mem_read(IntPtr uc, ulong address, byte[] bytes, ulong size);
|
2018-09-01 10:24:05 -04:00
|
|
|
|
|
|
|
[DllImport("unicorn", CallingConvention = CallingConvention.Cdecl)]
|
2022-11-20 14:18:21 -05:00
|
|
|
public static extern Error uc_emu_start(IntPtr uc, ulong begin, ulong until, ulong timeout, ulong count);
|
2018-09-01 10:24:05 -04:00
|
|
|
|
|
|
|
[DllImport("unicorn", CallingConvention = CallingConvention.Cdecl)]
|
2022-11-20 14:18:21 -05:00
|
|
|
public static extern Error uc_mem_map(IntPtr uc, ulong address, ulong size, uint perms);
|
2018-09-01 10:24:05 -04:00
|
|
|
|
|
|
|
[DllImport("unicorn", CallingConvention = CallingConvention.Cdecl)]
|
2022-11-20 14:18:21 -05:00
|
|
|
public static extern Error uc_mem_unmap(IntPtr uc, ulong address, ulong size);
|
2018-09-01 10:24:05 -04:00
|
|
|
|
|
|
|
[DllImport("unicorn", CallingConvention = CallingConvention.Cdecl)]
|
2022-11-20 14:18:21 -05:00
|
|
|
public static extern Error uc_mem_protect(IntPtr uc, ulong address, ulong size, uint perms);
|
2018-09-01 10:24:05 -04:00
|
|
|
|
|
|
|
[DllImport("unicorn", CallingConvention = CallingConvention.Cdecl)]
|
2022-11-20 14:18:21 -05:00
|
|
|
public static extern Error uc_mem_regions(IntPtr uc, out IntPtr regions, out uint count);
|
2018-09-01 10:24:05 -04:00
|
|
|
}
|
2022-11-20 14:18:21 -05:00
|
|
|
}
|